

1

Semiconductor Device
*B1*BACKGROUND OF THE INVENTIONField of the Invention

5 The present invention relates to a semiconductor device, and more particularly to a semiconductor device including a gate-insulated transistor.

Related Background Art

a 10 MOS transistors are already known among
gate gate-insulated transistors, and the enhancement MOS
transistor is known among such MOS transistors.

A low carrier mobility is induced, for example, by ion scattering (Coulomb scattering) resulting from impurity, scattering caused by coarse interface between an insulator and a semiconductor, and a disperse scattering resulting from an electric field perpendicular to the surface.

In a MOS transistor, the carriers are generated in an inversion channel with a width as narrow as about 100 \AA , having a steep electric field E_V perpendicular to the surface, so that the carrier mobility is easily in the level of 10^6 V/cm . The carrier mobility is therefore directly influenced by such electric field, and becomes lower than the mobility specific to the semiconductor. Fig. 11 shows the relation between the carrier mobility and the perpendicular electric field E_V . The mobility is

1 principally governed by the Coulomb scattering under a
weak electric field, by the phonon scattering under
a medium electric field, and by the scattering caused
by surface coarseness under a strong electric field.

5 Though the mobility μ of electrons in the silicon
semiconductor itself is about $1500 \text{ cm}^2/\text{V}\cdot\text{sec}$ at a
temperature of about 300°K , the mobility in a MOS
transistor is $300 - 700 \text{ cm}^2/\text{V}\cdot\text{sec}$ at maximum under
the medium to high electric field corresponding to the
10 functioning condition of the transistor.

For this reason, in case of forming a MOS
transistor with SOI technology, it has been tried
to form an extremely thin semiconductor layer,
thereby depleting the channel area and thus suppressing
15 the dispersion scattering and impurity scattering.
It has however been difficult technically to
sufficiently reduce the influence of the coarseness of
interface or to stably produce the channel layer with
a thickness not exceeding 500 \AA .

20

SUMMARY OF THE INVENTION

An object of the present invention is to
provide a semiconductor device which reduces the
interface scattering, dispersion scattering and Coulomb
25 scattering, thereby increasing the carrier mobility,
whereby the conversion conductance g_m becomes larger
and the response speed becomes faster.

1 Another object of the present invention is to
provide a semiconductor device which can achieve
relaxation of the electric field at the drain side,
thereby reducing the hot carrier generation and also
5 reducing the deterioration in the drain breakdown
voltage and the Kimpf effect specific to the SOI
structure.

Still another object of the present invention
is to provide a semiconductor device showing a large
10 carrier mobility even with a large thickness of the
channel layer and being therefore adapted to mass
production.

Still another object of the present invention
is to provide a semiconductor device with a lowered
15 impurity concentration of the channel in the carrier
conduction area, for the purpose of eliminating Coulomb
scattering.

Still another object of the present invention
is to provide a semiconductor device in which the
20 intensity of the perpendicular electric field in the
carrier conduction area is lowered and the carrier
conduction area is widened, thereby reducing the
dispersion scattering.

Still another object of the present invention
25 is to provide a semiconductor device in which the
carriers are excluded in the vicinity of the
interface between the gate insulation film and

1 the semiconductor, whereby the influence of coarseness
of said interface is excluded.

Still another object of the present invention
is to provide a semiconductor device of a low ~~parasitic~~
5 capacitance, in which the channel area is made
~~for enabling~~ thicker ^{to enable} while retaining
characteristics of the SOI device ~~are still retained~~.

Still another object of the present invention
is to provide a MOS transistor with ~~an~~ improved
10 carrier mobility which is an important parameter
determining the characteristics of the transistor.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a schematic cross-sectional view of a
15 semiconductor device constituting a first embodiment
of the present invention;

Fig. 2 is a view showing potential distribution
along a line A-A' in Fig. 1;

Fig. 3 is a chart showing the change in Fermi
20 level as a function of temperature in silicon;

Fig. 4 is a schematic view showing impurity
distribution along a direction A-A' in Fig. 1;

Fig. 5 is a schematic cross-sectional view of
a semiconductor device constituting a second embodiment
25 of the present invention;

Fig. 6 is a schematic cross-sectional view of
a semiconductor device constituting a third embodiment

1 of the present invention;

Fig. 7 is a schematic cross-sectional view of
a MOS transistor constituting a fourth embodiment of
the present invention;

5 Fig. 8 is a view showing potential distribution
along a line A-A' in Fig. 7;

Figs. 9A and 9B are charts showing kinetic
energy;

Fig. 10 is charts showing carrier mobility as
10 a function of impurity concentration;

Fig. 11 is a chart showing carrier mobility
as a function of effective electric field;

Fig. 12 is a schematic view showing impurity
distribution along a direction A-A' in Fig. 7;

15 Fig. 13 is a chart showing carrier mobility
of MOSFET of the present invention;

Fig. 14 is a schematic cross-sectional view
of a fifth embodiment of the present invention;

20 Fig. 15 is a schematic cross-sectional view
of a sixth embodiment of the present invention; and

Fig. 16 is a schematic cross-sectional view
of a seventh embodiment of the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

25 The above-mentioned objects can be attained,
according to the present invention, by a semiconductor
device provided at least with source and drain areas of

1 a first conductive type, having a high impurity
concentration and formed on an insulation film, a
channel area positioned between said source and drain
areas, an insulation layer covering at least said
5 channel area, and a gate electrode positioned close to
said insulation layer, wherein said channel area
includes a first channel area of a low resistance
having a second conductive type opposite to said first
conductive type and positioned close to said insulation
10 layer, and a second channel area of a high resistance
having the first conductive type and positioned
adjacent to said first channel area.

The above-mentioned structure enables drifting
of carriers in an area distant from the interface
15 between the gate insulation film and the semiconductor,
and realizes a gentle slope of the electric field in
the carrier drifting area.

In the following the present invention will be
clarified in detail with reference to the attached
20 drawings.

[Embodiment 1]

Fig. 1 is a schematic cross-sectional view of
~~an~~ MOS transistor of the present invention.

An insulating substrate 1 is composed of an
25 insulating substance such as quartz or sapphire or an
insulating layer formed on a semiconductive or conductive
substrate.

1 A p-area 2 constitutes a part of the channel
area and contains impurity capable of controlling the
conductivity. In case of silicon semiconductor, such
impurity is preferably an element belonging to the
5 group III of the periodic table, such as boron. The
concentration of such impurity is preferably within a
range of $10^{14} - 10^{18} \text{ cm}^{-3}$.

An n⁻-area 3 contains, when necessary,
impurity capable of controlling the conductive type.
10 In case of silicon semiconductor, such impurity is
preferably an element belonging to the group V of
the periodic table, such as phosphor. The concentration
of such impurity is preferably within a range not
exceeding $1 \times 10^{17} \text{ cm}^{-3}$, in order to prevent
15 deterioration of carrier mobility resulting from
Coulomb scattering.

A p⁺-area 4 has a higher impurity concentration
than in the area 3, in order to prevent confinement of
the inverted carriers in an area in the vicinity of the
20 surface. The impurity concentration is preferably
within a range of $10^{15} - 10^{19} \text{ cm}^{-3}$.

An n⁺-area 5 constitutes the source or drain
of the MOS transistor and has an impurity concentration
preferably within a range of $10^{18} - 10^{21} \text{ cm}^{-3}$.

25 A gate insulation film 6 of the MOS transistor
is composed of an insulating material such as SiO₂,
Si₃N₄, TiO₂ or TaO₂ or combinations thereof.

1 A gate electrode 7 can be composed of p⁺- or
n⁺-polysilicon, silicide, polycide or a metal (preferably
high-melting metal).

An insulation film 200, for separating the
5 wirings and different layers, can be composed of
the same material as that of the above-mentioned gate
insulation film. Areas 100, constituting electrodes
and wirings of the source and drain, can be composed
for example of Al, Al-Si, copper, polysilicon or
10 silicide.

Fig. 2 schematically illustrates the potential
distribution along a line A-A' in Fig. 1. There are
shown electrons 20 constituting carriers; the gate
insulation film 22 and the insulating substrate 21.
15 The important features of the present invention are
that (1) the carrier electrons drift in an area
separate from the interface between the gate film 22
and the semiconductor, (2) the drifting area of the
carriers 20 has a gentle slope of electric field
20 toward the gate surface, and (3) the carrier drift
area has a low impurity concentration.

The MOS transistor is easier to use in the
normally off type, and, in such case, the thickness
of the n⁻-area 3 and the impurity concentration
25 become important. The thickness of depletion layer
spreading in the n-area of a pn junction can be
represented by:

$$x_n = \sqrt{\frac{2\epsilon_s}{q} \frac{N_A}{N_D} \frac{V_{bi}}{(N_A + N_D)}} \quad (1)$$

wherein V_{bi} : diffusion potential,

N_A , N_D : impurity concentrations of p, n type respectively,

ϵ_s : dielectric constant of semiconductor,
 q : charge.

For the impurity concentration N_{A1} , N_{A2}
respectively for the areas 2, 4, the thickness of the
area 3 with a fixed impurity concentration N_D has to
satisfy the following relationship:

$$x_{n_i}(N_D) \leq x_{n_1}(N_D, N_{A1}) + x_{n_2}(N_D, N_{A2}) \quad (2).$$

This relationship however stands when ϕ_{ms} is zero, and is given a certain correction when ϕ_{ms} has a finite value.

The p⁺-area 4 of high impurity concentration at the surface needs to have a thickness at least equal to the mean free path of drifting carriers, in order to reduce the probability of scattering at the interface with the gate film. More specifically, in case of silicon, said thickness is preferably selected equal to 50 - 100 Å or larger. The impurity concentration is preferably higher, by one digit or more, than that in the area 3. The semiconductor layer may be depleted to the interface between the semiconductor and the gate film, or may remain neutral. Fig. 2 shows the former state. The carrier induction

1 under the application of a voltage to the gate
electrode should preferably take place, but in the
area 3. In case of an n-area, free carriers can
be easily generated in the area 3 if the Fermi
5 level is above the center of the forbidden band.
In case of a p-area, there is required a level of
 $-2\phi_F$ opposite to the inherent Fermi level ϕ_F in order
to generate electrons which are of the opposite
conductive type.

10 Fig. 3 shows the change of Fermi level in the
ordinate as function of temperature ($^{\circ}$ K) in the
abscissa, in case of silicon, taking different n-
and p-impurity concentrations as a parameter. In the
n-area 3, if the Fermi level, represented by $\phi_F =$
15 $E_F - E_i$, is positioned above the center of the
forbidden band, the free carriers are supplied from
the source of the MOS transistor. When $\phi_F = E_F - E_i$
becomes about 0.3 eV, there are supplied free
carriers in the order of 10^{15} cm^{-3} . On the other
20 hand, free carrier generation in the p^+ -area 4, for
example with an impurity concentration of 10^{18} cm^{-3} ,
requires a Fermi level of about +1.0 eV for reaching
 $-2\phi_F$.

In Fig. 2, the p-area 2 is illustrated to
25 have a neutral area, but the depletion layer may
reach the interface with the insulating substrate.
In such case, however, the interface level at the

1 interface between the area 2 and the insulating
substrate 1 also affects the threshold voltage of the
device.

Fig. 4 schematically shows the impurity
5 distribution along the cross section A-A' in Fig. 1.
A solid line 41 indicates the ideal stepwise
distribution, while a broken line 42 indicates the
actual impurity distribution. The surfacial p⁺-layer and
the n⁻- and p-area constituting carrier drifting area
10 have the boundaries at the depths x₁, x₂, and the
thickness of the depletion layer is indicated by x_d.
The threshold voltage can be approximately determined
in the following manner, taking integration D_I of the
impurity in two surfacial areas:

15

$$D_I = \int_0^{x_d} (N_1(x) - N_2(x)) dx \quad (3)$$

$$\Delta V_{th} = qD_I/C_i \text{ (wherein } C_i = \epsilon_s/Tox \text{)} \quad (4)$$

Tox is a thickness of an oxide film. The
equation (4) allows to approximately determine the
20 variation in the threshold voltage. This equation
stands, however, when the thickness x_d of the depletion
layer is larger than x₂ and the surfacial p⁺-layer is
depleted. The final threshold value can be represented
as:

25

$$V_{th} = V_{th}(N_3) + \Delta V_{th} + \Delta \phi N_3 N_2 \quad (5).$$

1 This corresponds to a shift of $V_{th}(N_3)$, determined
by the impurity concentration N_3 of the p-area 2, by
 ΔV_{th} . $\Delta\phi N_3 N_2$ is a diffusion potential difference at a
thermal equilibrium state.


5

10

15

20

25



1 A condition $\Delta V_{th} = 0$ can be easily achieved by
selecting N_1 , N_2 , x_1 and x_2 so as to attain $D_I = 0$.
In this state, the V_{th} can be determined by the impurity
concentration of the substrate and $\Delta\phi N_3 N_2$. Also the
5 difference ϕ_{ms} in Fermi levels between the semiconductor
and the electrode material varies according to said
material to be employed, but the threshold value can
be accordingly controlled with the thickness and
impurity concentration of ~~the~~ ^A surfacial p⁺-layer,
10 employing the equation (4).

However the foregoing relations are applicable
when the thickness x_d of the depletion layer does not
reach the interface between the area 2 and the
insulating substrate. If the depletion reaches said
15 interface, the threshold value is determined by the
impurity concentrations and thicknesses of the
areas 2, 3 and 4.

In the following explained is an example of
process for producing the semiconductor device shown
20 in Fig. 1.

On a quartz glass substrate 1, a recess is
formed, and p-type single crystal is formed therein.
The crystal protruding from said recess is removed
by selective grinding, whereby a Si area is formed
25 in the recess (area 2 is formed therein).

Then the area 3 is formed by implanting an
n-impurity such as phosphor or arsenic into the

1 semiconductor area with a concentration of 1×10^{11} -
1 $\times 10^{14} \text{ cm}^{-2}$, followed by heat treatment.

After the gate oxide film 6 of a thickness of
50 - 1000 Å is formed by thermal oxidation, the
5 surfacial p⁺-area 4 is formed by ion implantation of
 BF_2^+ with a dose of 1×10^{11} - $1 \times 10^{14} \text{ cm}^{-2}$ and with
an acceleration voltage of 5 - 100 keV.

Then, after polysilicon is deposited by LPCVD,
boron is introduced as p-type impurity by ion
10 implantation or thermal diffusion, and the polysilicon
is patterned with photoresist, thereby forming the gate
electrode 7.

Then, n-impurity such as phosphor or arsenic
is ion implanted with a dose of 1×10^{15} - 1×10^{16}
15 cm^{-2} , utilizing the gate electrode 7 as a mask, and
heat treatment is thereafter conducted to form the n⁺-
areas 5 constituting the source and drain.

Thereafter a silicon oxide film is deposited
as an interlayer insulation film, then contact holes
20 are opened by patterning, and a metal such as Al or
Al-Si is deposited and patterned to form electrodes
and wirings. The semiconductor device is completed in
this manner.

[Embodiment 2]

25 Fig. 5 is a schematic cross-sectional view of
a second embodiment.

This embodiment is different from the foregoing

1 embodiment in that the area 3 reaches the interface
between the semiconductor layer and the insulating
substrate, without formation of the aforementioned
area 2.

5 This embodiment functions in a similar manner
to the first embodiment, since the carriers can be
confined in an area close to the junction between the
areas 4 and 3. Because of the simpler structure, the
manufacturing process for the present embodiment can
10 be made shorter than that of the 1st embodiment.
However, in the normally-off device, the impurity
concentration and thickness of the area 3 are
determined by the aforementioned equation (1). Also
the depletion layer extending from the area 4 has to
15 reach the lower interface under zero gate bias.

[Embodiment 3]

Fig. 6 is a schematic cross-sectional view of a
third embodiment, which is featured by a double gate
structure having a second gate electrode 50 and a
20 second gate insulation film 40 in the insulating
substrate. Such double gate structure enables more
stable function.

The foregoing 1st to 3rd embodiments are
explained on NMOS transistors, but the concept of the
25 present invention is naturally applicable to a PMOS
transistor, by interchanging the n and p types in the
foregoing embodiments.

1 Also the present invention is applicable not
only to silicon mentioned above but also to other
semiconductive materials, and the crystalline state
thereof may be suitably selected such as monocrystalline,
5 polycrystalline or amorphous.

[Embodiment 4]

Fig. 7 is a cross-sectional view of a MOS
transistor constituting a 4th embodiment of the present
invention.

10 A p-semiconductor substrate 1001 has an
impurity concentration of $10^{14} - 10^{18} \text{ cm}^{-3}$.

An n^- -area 1002 has an impurity concentration
not exceeding $1 \times 10^{17} \text{ cm}^{-3}$ in order to prevent
deterioration of carrier mobility resulting from
15 Coulomb scattering. An area 1003 is given a higher
impurity concentration than in the area 1002, in order
to prevent the confinement of the inverted carriers in
an area in the vicinity of the surface. The impurity
concentration of said area 1003 is selected in a range
20 of $10^{15} - 10^{19} \text{ cm}^{-3}$.

An n^+ -area 1004, constituting the source or
drain of the MOS transistor, has an impurity
concentration of $10^{18} - 10^{21} \text{ cm}^{-3}$.

A gate insulation film 1005 of the MOS
25 transistor is composed of an insulating material such
as SiO_2 , Si_3N_4 , TiO_2 or TaO_2 , or a combination
thereof.

1 A gate electrode 1006 is composed of p⁺- or
n⁺-polysilicon. Though p⁺-polysilicon is preferred
for a short channel, n⁺-polysilicon may also be
employed. There may also be employed silicide,
5 polycide, metal (high-melting metal) or a combination
thereof.

Also there are provided insulation films 1200
for separating the wirings and different layers, and
area 1100 constituting ohmic electrodes and wirings
10 for the source and drain, and composed of Al, Si-Si,
Cu, polysilicon or silicide.

Fig. 8 schematically shows the potential
distribution along a line A-A' in Fig. 7.

In Fig. 8, carrier electrons are represented
15 by 1020. Also this embodiment is featured by a fact
that the carrier electrons 1020 drift in an area
separate from the interface between the semiconductor
and the insulation film, whereby the carrier scattering
resulting from irregularities in said interface can be
20 reduced.

Also the causes for such carrier scattering
can be eliminated by the control on the width of
carrier drifting area and the impurity concentration
therein.

25 The drain current of a MOS transistor can be
approximately represented by the following formulas:

1 in a linear region:

$$I_{DL} = \mu_{eff} \cdot W/L \cdot \epsilon_{OX} / T_{OX} \cdot V_D (V_G - V_{th}) \quad (6)$$

in a saturated region:

$$I_{DS} = 1/2 \cdot \mu_{eff} \cdot W/L \cdot \epsilon_{OX} / T_{OX} (V_G - V_{th})^2 \quad (7)$$

5 wherein I_{DL} , I_{DS} : drain currents in linear and saturated regions, μ_{eff} : effective mobility, W : gate width, L : gate length, ϵ_{OX} : dielectric constant of oxide film, T_{OX} : thickness of oxide film, V_D : drain voltage V_G : gate voltage, and V_{th} : threshold voltage.

10 In the MOS transistor subjected to very high scale integration, emphasis is generally given most to the reduction of the gate width L . In combination there are conducted a reduction in the thickness T_{OX} of the oxide film, and an increase in the impurity concentration in the channel area, in order to prevent punch-through between the source and drain, and such increase in the impurity concentration results in a loss in the carrier mobility.

15 The present embodiment is to improve the carrier mobility μ_{eff} for increasing the driving power of the device. Also the improvement in μ_{eff} reduces the drifting time of the carriers, thereby enabling the device to function at a higher speed.

20 In the following there will be explained the carrier scattering in MOS transistors, in relation to the present embodiment.

The carrier scattering is caused firstly by

1 lattice vibration or phonon, and secondly by impurity
ions in the substrate. Under a weak drift electric
field, the phonon scattering, as represented by:

$$\mu_L \propto (m^*)^{-5/2} T^{-3/2} \quad (8)$$

5 is proportional to $-3/2$ -th power of temperature T and
 $-5/2$ -th power of effective mass m^* . Also the mobility
by impurity ion scattering is, as represented by:

$$\mu_{i\infty}(m^*)^{-1/2} N_I^{-1} T^{3/2} \quad (9)$$

proportional to $T^{3/2}$ and inversely proportional to
10 the concentration N_I of ionized impurity.

The mobility μ in the presence of both
scatterings is represented by:

$$\mu = (1/\mu_L + 1/\mu_i)^{-1} \quad (10).$$

In the low temperature region μ_i prevails, while μ_L
15 prevails in the high temperature region. Fig. 10
shows the carrier mobility in various materials as
a function of impurity concentration.

As will be apparent from Fig. 10, the
mobility specific to each semiconductor can only be
20 obtained at an impurity concentration not exceeding
 10^{16} cm^{-3} , and the mobility is evidently deteriorated
at a concentration beyond 10^{17} cm^{-3} . The foregoing
applies to the mobility inside the semiconductor
substrate, but there are also other effects in the
25 MOS transistor since it is a surfacial device.

In general, the potential distribution close
to the surface of a MOS transistor, in a direction

1 perpendicular to said surface, assumes a form shown
in Fig. 9 (wherein Fig. 9A is an enlarged view of a
part F in Fig. 9B), wherein the carriers are present
in a position corresponding to the sum of potential
5 energy $\phi(x)$ and kinetic energy $1/2mvx^2$. Thus the
electrons are accelerated in the bottom in the x-
direction. The electrons that have acquired a high
energy by acceleration by the electric field in the
x-direction collide with the surface, thus losing the
10 kinetic energy and returning to the thermal
equilibrium state, and are scattered in random manner.
For this reason, the mobility of the carriers flowing
in the y-direction are deteriorated. This is called
the dispersion scattering model, according to which
15 obtained is the following equation:

$$\mu_{SS}/\mu_B = 1 - \exp(-\alpha^2) \{1 - \operatorname{erf}(\alpha)\} \quad (11)$$

wherein μ_B is bulk mobility and μ_{SS} is dispersion
scattering mobility;

$$\alpha = \sqrt{2m*kT}/qE_x\tau \quad (12)$$

20 wherein k: Boltzmann constant, T: absolute temperature,
Ex: perpendicular electric field, and τ : relaxation
time. Thus, when the perpendicular electric field
Ex increases, the scattering is also increased and
the mobility μ_{eff} is reduced.

25 Scattering by surface irregularities is also
an important mechanism for scattering specific to the
surface. The Si-SiO₂ interface is not completely flat

1 but shows slight ondulations of a height of several
nanometers and a period of about 10 nanometers. Since
such ondulations are not negligible in comparison with
the wavelength (about 10 nm) of the electron wave at
5 the surface, the electrons are scattered by said
ondulations.

The dependence on electric field is qualitatively shown in Fig. 11. The above-mentioned drawbacks can be resolved by the present invention, and more specifically,
10 by forming an impurity distribution in the gate electrode as shown in Fig. 7 to obtain a potential distribution as shown in Fig. 8, thereby causing the carriers to drift in an area separate from the interface. An essential feature lies in a fact that the carrier drifting area
15 is formed in an area of low impurity concentration. Said impurity concentration is preferably 10^{17} cm^{-3} or lower, and more preferably 10^{16} cm^{-3} or lower. Such impurity concentration allows to reduce the impurity scattering. The n^- -area has to be shallower
20 at least than the source and drain in order to prevent punch-through therebetween.

This embodiment provides an enhancement transistor consisting of a normally-off MOS transistor in which the n^- -area is depleted when the gate voltage
25 is turned off. Different from the buried transistor, the spreading of the depletion layer resulting from the pn junction of semiconductor alone needs to be

1 considered if the gate voltage application to the
n-area and the Fermi potentials of the electrode and
the semiconductor are not considered. The thickness
of the depletion layer spreading in the n-area of pn
5 junction is represented by the foregoing equation (1).

In the present embodiment, which is of n-type,
the thickness of the n-area has to satisfy the following
relation:

$$x_n(N_D) \leq x_{nl}(N_D, N_{A1}) + x_{n2}(N_D, N_{A2}) \quad (13)$$

10 wherein N_{A1} , N_{A2} are p-impurity concentrations in the
areas 1001, 1003.

The surfacial p⁺-area 1003 with a high
impurity concentration should preferably have a
thickness of at least 50 - 100 Å or larger, and said
15 thickness should be at least equal to the mean free
path of the driving carriers, in order to reduce the
probability of scattering at the interface between
 SiO_2 and Si. The impurity concentration in said area
is preferably higher, by at least one digit, than that
20 in the area 1002. The interface between the oxide
film and the semiconductor may be in a depleted
state or in a neutral state.

The area 1003 is also preferably depleted,
since the gate capacitance is reduced to enable
25 faster response. The carrier induction under the
application of a voltage to the gate electrode should
preferably take place, not in the area 1003, but in

1 the area 1002. As already explained before, in case
of an n-area, free carriers can be easily generated
if the Fermi level is above the center of the forbidden
band. In case of a p-area, there is required a level
5 of $-2\phi_F$ opposite to the inherent Fermi level ϕ_F in order
to generate electrons which are of the opposite
conducting type (cf. Fig. 3).

Fig. 12 shows the ideal distribution of
impurity concentration along a cross section A-A' in
10 Fig. 7, and said distribution consists of a surfacial
 p^+ -area with a high concentration, a carrier drifting
area with a low concentration, and a substrate area with
an intermediate concentration (in Fig. 12, solid lines
indicate the ideal stepwise distribution while broken
15 lines indicate the actual impurity distribution).

The threshold voltage can approximately
determined in the following manner, taking integration
20 D_I of the impurity in two surfacial areas:

$$D_I = \int_0^{x_d} (N_1(x) - N_2(x)) dx \quad (14)$$

$$\Delta V_{th} = qD_I/C_i \quad (\text{wherein } C_i = \epsilon_s/T_{ox}) \quad (15)$$

The equation (15) allows to approximately
determine the variation in the threshold voltage.
This equation stands, however, when the thickness x_d
25 of the depletion layer is larger than x_2 and the
surficial p^+ -layer is depleted. The final threshold
value can be represented as:

$$V_{th} = V_{th}(N_3) + \Delta V_{th} + \Delta \phi N_3 N_2 \quad (16)$$

This corresponds to a shift of $V_{th}(N_3)m$ determined by the impurity concentration N_3 of the substrate, by ΔV_{th} . $\Delta\phi N_3 N_2$ is a diffusion potential difference at a thermal equilibrium state.

A condition $\Delta V_{th} = 0$ can be easily achieved by selecting N_1 , N_2 , x_1 and x_2 so as to attain $D_I = 0$. In this state, the V_{th} can be determined by the impurity concentration of the substrate. Also the difference ϕ_{ms} in Fermi levels between the semiconductor and the electrode material varies according to said material to be employed, but the threshold value can be accordingly controlled with the thickness and impurity concentration of the surfacial p^+ -layer, employing the equation (4).

In the following explained is an example of process for producing the semiconductor device shown in Fig. 7.

At first, on a substrate 1001 of p-type
20 (10^{14} - 10^{18} cm $^{-3}$) or on which a p-area is formed
for example by diffusion, the n-area 1002 is formed by
epitaxy with a thickness of 1 μm or lower and an
impurity concentration of 10^{17} cm $^{-3}$ or lower.

Then the isolation area 1050 is formed by
25 selective oxidation, and the gate insulation oxide
layer 1005 is formed for example by oxidation.

Subsequently ion implantation of BF_2^+ is conducted with an acceleration voltage of 5 - 100 keV

1 and with a dose of $1E11 - 1E13 \text{ cm}^{-2}$, and thermal
treatment is conducted by heating at $800^\circ - 900^\circ\text{C}$ or
by rapid thermal annealing (RTA) at $950^\circ - 1050^\circ\text{C}$.

5 Then the gate electrode 1006 is formed by
deposition of p^+ -polysilicon, followed by patterning,
and an impurity such as phosphor (P^+) or arsenic
(As^+) is introduced by self-aligned ion implantation
utilizing said gate electrode 1006 as the mask and
is heat treated by RTA method. Then the insulation
10 film 1200 for interlayer separation is deposited and
annealed, and contact holes are opened therein.

Subsequently the metal electrodes are formed
by depositing a metal layer by sputtering or by CVD,
followed by patterning. The semiconductor device is
15 thus completed.

Most important factors in the present invention
are the impurity concentration and thickness of the
areas 1002, 1003, and there are preferably employed
low temperature epitaxy ($800 - 950^\circ\text{C}$), low temperature
20 heat treatment ($800 - 950^\circ\text{C}$) and RTA method, in order
to maintain the desired impurity distribution.

Fig. 13 shows the carrier mobility in the MOS
~~FET~~
FET of the present invention (curve 1071), which is
apparently improved in comparison with that of the
25 conventional MOS FET (curve 1072).

[Embodiment 5]

Fig. 14 is a schematic cross-sectional view of

1 a 5th embodiment.

If the impurity concentration in the n⁻-area is very low (for example less than 10^{15} cm^{-3}) as in the present embodiment, the n⁻-area may be formed 5 deeper than the source and the drain because the depletion layer x spreads easily.

In such device structure, it is desirable, as shown in Fig. 14, to form a channel stop area 1010 under the isolation area. The present embodiment 10 drastically reduce the capacitance of the depletion layer x under the source and the drain, thereby enabling high-speed operation. Also this structure provides similar effects to those of the SOI structure.

[Embodiment 6]

15 Fig. 15 shows the structure of the present embodiment, further including an n-area 1002' on the area 1002, thereby forming a steeper electric field in the p⁺n region. However, the n⁻- and n-areas are both entirely depleted. The areas 1002 and 1002' may 20 be positioned inversely.

[Embodiment 7]

Fig. 16 shows an embodiment realized as a recessed MOS transistor. This structure is advantageous for shortening the channel area. As in the 6th 25 embodiment, the n⁻-area is depleted at least in the channel area.

The foregoing 4th to 7th embodiments have been

1 described by NMOS transistors, but these embodiments
are also applicable to PMOS transistors by interchanging
the n and p conductive types.

Also these embodiments have been based on
5 silicon, but they are naturally applicable to other
materials such as GaAs or GaP.

As explained in the foregoing, the present
invention can provide a semiconductor device in which
the impurity concentration of the channel is reduced
10 in the carrier conduction area in order to prevent
Coulomb scattering.

Also the present invention can provide a
semiconductor device in which the dispersion scattering
is reduced by a reduction in the intensity of
15 perpendicular electric field in the carrier conduction
area and an expansion in the width thereof.

Furthermore, the present invention can provide
a semiconductor device in which the carriers are
excluded from an area in the vicinity of the interface
20 between the gate insulation film and the semiconductor,
in order to prevent the influence of the irregularities
in said interface.

Furthermore, the present invention can provide
a semiconductor device which is stably mass producible
25 by the use of a thick channel area and still maintains
the characteristics of the SOI device.

Also the present invention allows to reduce

1 the interface scattering, dispersion scattering and
Coulomb scattering, thereby increasing the carrier
mobility, thus increasing the conversion conductance
gm and improving the response speed.

5 In addition there are obtained relaxation of
the electric field at the drain side, and reduction in
hot carrier generation, whereby achieved are improvements
in Kimpf effect and deterioration in the drain breakdown
voltage.

10 Furthermore, there is provided a semiconductor
device which can be produced with a high yield and a
low cost through the use of a thick channel layer,
because of the increased carrier mobility.

15 Also according to the present invention, the
electric field relaxation in the drain side allows to
improve the source-drain breakdown voltage. Thus, in
a device with a short channel, the generation of hot
carriers can be reduced, and the electric field
between the gate and the drain can be made gentler.

20 Furthermore, in contrast to the LDD structure
which includes the serial resistance of the n-area in
the source side, the structure of the present invention
is featured by a lower serial resistance because the
n⁻-area is depleted and does not function as the
25 serial resistance.

 There is furthermore provided a MOS transistor
structure in which the depletion layer spreads to

1 an area below the drain. Such structure reduces the
junction capacitance, thereby enabling an ultra-high
speed function. Also this structure further improves
the drain breakdown voltage.

5

10

15

20

25